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Comparison of DSCC and SDBC Modular
Multilevel Converters for STATCOM application
during negative sequence compensation
Allan F. Cupertino, Member, João V. M. Farias, Heverton A. Pereira, Member,
Seleme I. Seleme Junior, and Remus Teodorescu, Fellow Member
Abstract—Among the various topologies proposed
in literature, the Modular Multilevel Converter (MMC) is
considered the next generation of converters for medium
and high voltage applications. This paper presents a
comparison between two variants of modular multilevel
converters for STATCOM applications: The Double-Star
Chopper Cell (DSCC-MMC) and the Single-Delta Bridge Cell
(SDBC-MMC). These converter topologies are compared
and benchmarked during positive and negative sequence
compensation. The comparisons are supported by
analytical results regarding minimum effective dc-link
voltage, number of cells, current rating, energy storage
requirements and operation during unbalanced conditions.
The dynamic behavior, power losses and cost of both
solutions are evaluated through simulation model of a 15
MVA MMC STATCOM.
Index Terms—Modular Multilevel Converter, STATCOM,
Positive and negative sequence injection, Power losses,
Costs.
I. INTRODUCTION
NOWADAYS, the large number of nonlinear/unbalancedloads in the medium voltage (MV) systems (arc
furnaces, MV electric drives, etc) and the massive penetration
of renewable energy systems have driven the interest in
MV STATCOMs applications. Once MV levels must be
reached with standard rated semiconductor devices, multilevel
converter structures are employed [1]. Among the various
topologies proposed in literature, the Modular Multilevel
Converter (MMC) is considered the next generation of
converters for medium and high voltage applications. The
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MMC topology is based on cascaded connection of many
smaller voltage cells (or submodules - SMs), in order to reach
the required voltage.
The MMC family is usually classified into four topologies
[2]: Single-Star Bridge Cell (SSBC), Single-Delta Bridge Cell
(SDBC), Double-Star Chopper Cell (DSCC) and Double-Star
Bridge Cell (DSBC). The circuit diagrams of these topologies
are presented in Fig. 1. Generally, the DSBC topology is
unsuitable for STATCOM applications, due to its higher
number of power devices in comparison with the other
topologies. Moreover, the SSBC-MMC topology does not
have circulating current [2]. Thereby, the capacitor voltage
balancing in SSBC topology must be performed through
zero sequence voltage. For this reason, the capacitor voltage
balancing during negative sequence injection and power
unbalances is limited by the voltage rating of the converter, as
mentioned in references [3], [4].
Since SDBC and DSCC topologies present circulating
current [2], [5], they are the most attractive for STATCOM
applications [2], [5]. Therefore, many works in literature
propose control algorithms and design methodologies
regarding these topologies [1], [3], [6]–[8].
Nevertheless, few works in literature present a comparison
between SDBC and DSCC topologies for STATCOM
applications. Reference [2] only discusses the differences in
terms of the number of SMs. Additionally, reference [5]
compares the losses and costs of SDBC and DSCC topologies
for STATCOM application based on a 100 MVA case study.
However, the SM capacitances are designed using different
approaches and the comparisons are not presented analytically.
Finally, it is not presented any comparison related with the
energy storage requirements. Also, in terms of converter
losses, it only includes the power semiconductor device
contributions.
In fact, a fair comparison between SDBC and DSCC
topologies regarding STATCOM applications cannot be found
in literature. This work aimed to fill this void, by means of
the following contributions:
• Comparison of topologies, considering the number
of SMs, effective dc-link voltage, circulating current
behavior and current rating. These comparisons are
supported by analytical results;
• Definition and comparison of the energy storage
requirements of both topologies when negative sequence
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Fig. 1. Classification of MMC topologies: (a) SSBC topology; (b) SDBC topology; (c) DSCC or DSBC topology (dependent on the SM employed);
(d) Full-bridge SM employed in SSBC, SDBC and DSBC topologies; (e) Half-bridge SM employed in DSCC topology.
currents are compensated;
• Evaluation of dynamic behavior, power losses and cost,
considering a 15 MVA case study.
This work is outlined as follows. Section II presents
the structure and control strategy for a MMC STATCOM,
considering the DSCC and SDBC topologies. The design of
both topologies is described in section III. Section IV presents
the case study and the parameters employed in the simulations.
Section V provides the results obtained and the comparison
regarding dynamic behavior, circulating current requirements,
losses and costs. Section VI presents the discussion of the
results. The conclusions are stated in section VII.
II. MMC STATCOM TOPOLOGIES
The SDBC MMC STATCOM is illustrated in Fig. 1 (b)
while the DSCC MMC STATCOM is illustrated in Fig. 1 (c).
In order to employ different nomenclature, it is considered
that the DSCC topology presents 6 arms, while the SDBC
topology presents 3 clusters. The inductances Larm and Lcl
are responsible to reduce the high order harmonics in the
circulating current and to limit the currents during faults
[2], [9]. The converters are connected to the main grid
through a three-phase transformer with inductance Lg . The
DSCC topology presents N2Y SMs per arm, while the SDBC
topology presents N∆ SMs per cluster.
Figs. 1 (d) and (e) illustrate the SM employed in each
topology. Generally there is a permanent by-pass switch
ST (usually a thyristor) in parallel with each SM, which
is responsible for bypassing it in case of failures [10]. Rb
represents the bleeder resistor, responsible to discharge the SM
capacitor when the converter is turned off. C is the capacitance
of each SM.
Since this work is focused in the STATCOM application, the
control strategy needs to work during unbalanced conditions.
Therefore, the grid voltage is assumed given by:
vg = V̂
+ cos(ωnt+ δ
+ + θv) + V̂
− cos(ωnt+ δ
−− θv), (1)
where V̂ + and V̂ − are the amplitudes of positive and
negative sequence components of line voltage, respectively.
Additionally, δ+ and δ− are the positive and negative sequence







to the phase angle of each phase and ωn is the grid frequency.
Furthermore, the grid currents are given by:
ig = Î
+cos(ωnt+ φ
+ + θv) + Î
−cos(ωnt+ φ
− − θv), (2)
where Î+ and Î− are the amplitudes of positive and negative
sequence currents, respectively. Finally, φ+ and φ− are the
positive and negative sequence current angles, respectively.
The grid current control strategy is presented in Fig. 2 (a).
This strategy is employed for both DSCC and SDBC. The
external loop controls the square of the average voltage vavg
of all SMs of the converter. This loop calculates the amount
of active power P ∗ which needs to flow to the converter. The







where vsm,i is the ith SM voltage. NT is the total number of
operating SMs in the MMC.
The internal loops control the currents injected into the grid.
The structure is implemented in stationary reference frame
(αβ) based on proportional resonant controllers. Feed-forward
actions of the grid voltage are included in order to improve
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Fig. 2. Control Strategies of MMC STATCOM topologies: (a) Grid current
control - DSCC and SDBC; (b) Circulating current control - DSCC; (c)
Circulating current control - SDBC; (d) Individual balancing control -
DSCC and SDBC.
where v+gα and v
+
gβ are the positive sequence components
of grid voltage represented in stationary reference frame.
These components are obtained through a positive and
negative sequence extractor based on the double second-order
generalized integrator (DSOGI-PNSE), proposed by [11]. The
references Q∗, i−gα and i
−
gβ are dependent on the application.
For example, in the case of reactive power and unbalance
compensation of local loads, these values are obtained from
the load current [12]. In the case of voltage support or
low-voltage ride-through (LVRT) operation, these variables
will be obtained through droop controllers [13]. Nevertheless,
the obtainment of these variables exceeds the scope of this
work, and the references are directly given to the controllers.
Regarding the DSCC topology, the circulating current per





where iu and il are the currents in the upper and lower
arms, respectively. The circulating current control for DSCC
topology is presented in Fig. 2 (b). As stated in [9], the
circulating current dynamics is stable. However, it presents
a small damping related to the arm inductor resistance Ra.
Therefore, a circulating current loop based on a proportional
resonant controller is implemented in order to increase the
damping and compensate the second order harmonic that
appears during negative sequence compensation [8].
On the other hand, the circulating current of the SDBC




(iab + ibc + ica) . (6)
As observed, the circulating current in SDBC topology
is the zero sequence current. The circulating current control
employed in this work, as proposed by [3], is presented in
Fig. 2 (c). The cluster voltage balancing control calculates the








The square value of the cluster voltages are controlled.
In this case, the outputs of the PI controllers are the
power disturbances in the clusters, denoted by P ∗ab and P
∗
bc.
According to [3], the circulating current reference can be
calculated by:
iz = Î





X1 cos(ϕz) +X2 sin(ϕz)
=
P ∗bc −B
X3 cos(ϕz) +X4 sin(ϕz)
,
tan(ϕz) =
(P ∗bc −B)X1 − (P ∗ab −A)X3

















cos(δ+ − φ− − π) + V̂
−Î+
2


























































A proportional controller is employed in this case to follow
the reference of circulating current, as suggested by references
[3], [7]. Therefore, the voltage command vz is obtained.
The reference voltages vs and vz are inputs of the
modulation strategy. For both topologies, the phase-shift
pulse width modulation (PS-PWM) is considered. For DSCC
topology, the addition of 1/6 of third harmonic in the phase
voltages is considered [14]. When the PS-PWM method
is employed, an extra individual balancing control loop is
necessary to maintain the capacitor voltages following the
reference v∗sm [15], as illustrated in Fig. 2 (d). Since the ac
component included in vsm is a disturbance, it should be
eliminated by a moving-average filter [16]. A proportional
controller kb is employed.
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The design of the studied topologies is presented in the next
section. The approach is based on the steady-state conditions.
Thus, the control strategy discussed in this section does not
result in loss of generality and other control strategies can also
be addressed.
III. DESIGN METHODOLOGY
This section presents the design of both DSCC and SDBC
topologies. The case study considers a 15 MVA STATCOM
connected to a 13.8 kV system. The design methodology is
focused in applications where positive and negative sequence
reactive power compensations are necessary, as in grid voltage
regulation and renewable energy systems.
A. Effective dc-link voltage and number of SMs
Despite the absence of physical dc-link in SDBC
MMC-STATCOM, the effective dc-link voltage is an important
parameter to avoid overmodulation [1]. According to [5], the
















where ∆Vdc(%) is the dc-link voltage ripple in the worst
case and Edc(%) is the error in the average value in
steady-state. Furthermore, the maximum modulation index
mmax is determined according to the carrier frequency fc
and the minimum IGBTs on-time and dead-time Td [1]. The
modulation gain λ is included in order to extend the analysis
to different modulation strategies.
The minimum line-to-line voltage (rms) synthesized by the
converter Vs is calculated according to the grid voltage Vg
and the maximum per unit value of the output impedance
xeq . Perceptual variations in these variables are assumed.
Therefore, Vs is given by:
Vs = [(1 + ∆Vg) + xeq(1 + ∆xeq)]Vg, (13)
The number of SMs is determined according to the effective













where fus is defined by the ratio between the reference
voltage of SMs v∗sm and semiconductor device voltage class
Vsvc. Manufactures suggest that semiconductor devices cannot
operate with voltages above 60 % of Vsvc [17].
In fact, the ratio between the SM number of SDBC and














As observed, if the same modulation gain is employed for
both topologies, KN ≈ 0.87 and the SDBC topology presents
13% less SMs. Regarding the modulation strategies, reference
[18] shows that when zero sequence voltage components are
employed, the dc-link voltage utilization is improved and the
zero sequence signal is canceled in the line voltages. This
study was originally proposed in 2-level converters, however,
it can be extended for other topologies which also does not
have path for zero sequence current flow. Therefore, the use
of zero sequence signals can be approached for DSCC-MMC
topology. On the other hand, the sinusoidal modulation is more
suitable for SDBC-MMC topology since it presents a path for
zero sequence current flow.
Considering the modulation with injection of 1/6 of third
harmonic for DSCC, λ2Y = 1.15. In this work, ∆Vg =
∆Xeq = 0.05, Xeq = 0.15, ∆Vdc = 0.1, Edc = 0.03 and
Td = 1.5µs. In such conditions, Vs ≈ 16.7kV . Therefore,
the approximate value of the effective dc-link voltage is
Vdc,2Y = 28kV . For SDBC, considering the sinusoidal
modulation, λ∆ = 1. Therefore, the approximate value for
the effective dc-link voltage is Vdc,∆ = 28kV . Thereby,
considering semiconductors with voltage class of 3.3 kV and
fus = 0.5, N2Y = N∆ = 17.
Finally, the total number of semiconductor switches is given
by:
Ns = 12N2Y,∆. (17)
Therefore, if N2Y = N∆, the topologies will present the
same number of semiconductor switches.
B. Arm and Cluster Currents
Considering that the harmonic components in the circulating
current are suppressed, the circulating current for DSCC















The maximum value of the upper arm current is given by
[8]:




In this first analysis, for simplification, the grid voltage
is assumed balanced and the negative sequence voltage
synthesized by the converter is considered much smaller than
the synthesized positive sequence. Therefore, V̂ − ≈ 0. Thus,
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and Sn is the STATCOM nominal power.






Thereby, the topologies can be compared through the current









As observed, the SDBC current rating is 54 % larger than
the DSCC topology.
C. SM capacitance
The SM capacitance can be designed based on the converter
energy storage requirements. According to [14], the minimum





E2Y is the minimum value of the nominal energy storage
per arm. Considering only the upper arm due to symmetry,







where kmax defines the upper limit of the capacitor voltages.









where ∆E2Y = max(eu) is the maximum energy variation
and vu is the upper arm inserted voltage. For SDBC, similar
relations can be derived where eu is substituted by ecl.
As observed, the energy variations eu and ecl must be
known in order to complete the design methodology. These












Therefore, expressions for the instantaneous power are
derived. The analysis is accomplished per phase and the
most stressed one is considered in the design. For the sake
of simplification, the grid voltage is assumed balanced and
the negative sequence voltage synthesized by the converter
is considered much smaller than the synthesized positive
sequence. For DSCC topology, assuming the injection of 1/6
of third harmonic component, the upper arm inserted voltages






m cos (ωnt+ θv) +
Vdc
12
m cos (3ωnt). (29)
Furthermore, the upper arm current for DSCC topology is
given by [8]:




The energy variation in the upper arm can be obtained by




























cos (ϕ+) sin (3ωnt) +
1
6









cos (ϕ− − θv) sin (3ωnt) +
1
6






f3u = −2m2 cos (ϕ+) sin (ωnt+ θv)
−m sin (2ωnt+ ϕ+ + 2θv) + 4 sin (ωnt+ ϕ+ + θv),
f4u = −2m2 cos (ϕ− − θv) sin (ωnt+ θv)
−m sin (2ωnt+ ϕ−) + 4 sin (ωnt+ ϕ− − θv).
(32)
Once ∆E2Y and E2Y are proportional to the converter






where W2Y is the required energy storage per MVA.
For SDBC, the inserted voltages are given by [7]:






















f2cl = −m sin (2ωnt+ ϕ− + θv −
π
3
) +m sin (2ωnt− ϕ−).
(36)
Therefore, the energy storage requirements for SDBC





As mentioned in [8], the worst case for DSCC topology in
terms of energy requirements corresponds to ϕ+ = ϕ− = π/2.
Similar conclusions can be obtained for SDBC topology.
Therefore, the energy storage requirements W2Y and W∆
can be obtained considering Î+ and Î−, ranging from 0 to
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1 pu, kmax = 1.1 and ϕ+ = ϕ− = π/2. The obtained
surface is plotted in Fig. 3 (a) and (b). It can be observed
that energy storage requirements increase with the current
processed by the converter. Furthermore, W∆ is more sensible
to the negative sequence current, due to the characteristic of
the circulating current.
Nevertheless, the positive and negative sequence
components cannot be chosen arbitrarily, since the
converter rated current cannot be exceeded. Actually,
since ϕ+ = ϕ− = π/2, the capability curve of MMC is
defined by the equation:
Î+ + Î− = În. (38)
Taking into account the capability surface, the maximum
required value of W2Y is approximately 39 kJ/MVA, as
observed in Fig. 3 (a). Similarly, W∆ is 20 kJ/MVA, as
observed in Fig. 3 (b).
(a) (b)
Fig. 3. Energy storage requirements according to the positive and
negative sequence current components: (a) DSCC topology; (b) SDBC
topology.
In order to compare the energy storage requirements of both





Considering the design point, Ke ≈ 2. This means
that DSCC topology energy storage requirement is twice
the amount of SDBC. Additionally, the ratio of the SM











For the considered modulation strategies Kc ≈ 1 and C∆ ≈
C2Y . Using the effective dc-link voltage and the number of
SMs, C∆ = C2Y = 4.5 mF is obtained.
At this point, two important issues must be mentioned
regarding the energy storage requirements derived in this
work. Firstly, some works in literature propose the insertion of
zero sequence components and/or harmonics in the circulating
current in order to change the shape of the capacitor voltage
waveform [19]–[21]. In such conditions, the energy storage
requirements can be reduced. Nevertheless, these strategies
tend to increase the circulating current rms value, increasing
the power losses and affecting the overall efficiency [22]. For
this reason, these strategies are not approached in this work.
Secondly, the energy storage requirements obtained in this
section considers a STATCOM applied for grid voltage support
or renewable energy systems. When flicker compensation of
arc furnaces is considered, the mitigation of low-frequency
oscillations are as important as the negative sequence
compensation [7]. In such conditions, the low frequency
components will affect the energy variation and consequently
higher energy storage requirements are expected in such
conditions. Nevertheless, the study of this phenomenon is
beyond the scope of this work and it can be discussed in future
works.
D. Arm and Cluster Inductances
The arm inductance is responsible for improving the
circulating current characteristic and limiting fault currents.
Furthermore, there is a resonant frequency resultant from
the interaction of SM capacitances and arm inductances that
must be avoided. For DSCC topology, the product of the arm






Moreover, taking the most critical fault into consideration, a
short circuit fault is applied between the positive and negative






where α (kA/s) is the maximum current rise rate. According
to (42), if the maximum current rise rate is α = 0.1(kA/µs)
[25], the minimum value of arm inductance is 0.14 mH (0.004
pu), by applying (41), Larm > 2.9mH(≈ 0.09pu). Typically,
the per unit (pu) arm inductance values for grid connected
converters are limited at the range of 0.3 pu for both DSCC
and SDBC topologies. This work employs 0.15pu for both
topologies. Thus, Larm = Lcl = 5.1mH .
IV. COMPARISON OF MMC STATCOM TOPOLOGIES
The comparisons of MMC STATCOM topologies are
accomplished in terms of dynamic behavior, operation during
unbalanced voltages, power losses and cost. The losses in
the power semiconductors, arm and cluster inductors and SM
capacitors are taken into account. The parameters of both
converters are presented in Table I.
The case study considers three operational conditions:
• Case 1: 0 ≤ t ≤ 0.2 seconds: 1 pu of positive sequence
reactive power is injected into the power grid;
• Case 2: 0.2 < t ≤ 0.8 seconds: 0.5 pu of positive
sequence reactive power and 0.5 pu of negative sequence
reactive power are injected into the power grid;
• Case 3: 0.8 < t ≤ 1.2 seconds: 1 pu of negative sequence
reactive power is injected into the power grid.
All simulations are performed in PLECS environment
aiming to validate the design methodology proposed. Power
losses in the semiconductors are estimated through the model
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TABLE I
PARAMETERS OF THE MMC TOPOLOGIES.
Parameter Value
Grid voltage (Vg) 13.8 kV
Line frequency (fn) 60 Hz
Effective dc voltage (Vdc,2Y , Vdc,Delta) 28 kV
Rated power (Sn) 15 MVA
Transformer inductance (Lg) 1.35 mH
Transformer X/R ratio 18
Arm,Cluster inductances (Larm, Lcl) 5.1 mH
Arm inductor X/R ratio 15.1
Cluster inductor X/R ratio 19.8
SM capacitance (C2Y , C∆) 4.5 mF
Nominal SM voltage (v∗sm,n) 1.56 kV
Carrier frequency (fc) 210 Hz
Number of SMs (N2Y , N∆) 17
proposed by [26], [27]. The conduction, switching losses and
thermal impedance are obtained from look-up tables based on
the data provided in datasheets [26]. DSCC topology employs
an IGBT part number 5SND 0500N330300 while SDBC
topology employs an IGBT part number 5SNA 0800N330100.
Both power modules are manufactured by ABB. Different
IGBTs are employed once DSCC and SDBC topologies
present different current rating.
In order to evaluate the inductor losses, the powder cores
and the windings are designed according to the guidelines
presented in [28]. The inputs of the design procedure are
the desired inductance and the peak current. Based on these
variables, the maximum energy storage in the inductor is
computed. Using this energy, the core can be selected.
Afterwards, an iterative process is used to determine the
number of turns. The winding is based on Litz wire in order
to mitigate the skin effect.
The winding losses are calculated by simulations using the
inductor resistance. For simplification, the contributions of
proximity and skin effects are disregarded, as suggested in
[29]. Additionally, the magnetic losses are estimated through
the improved generalized Steinmetz equation method (iGSE)
[30], since the flux density waveforms are not sinusoidal.
The power losses of the SM capacitors include the ohmic
loss in the ESR and the dielectric losses. These losses were
estimated following the methodology proposed by [31]. High
density Electronicon film capacitors are considered.
The costs are evaluated according to the methodology
presented in [32]. According to this reference, the cost of the
capacitors employed in the SMs are 150 e/kJ. Furthermore,
the cost of the magnetic devices Kmag in euros can be
estimated by [32], [33]:
Kmag = 4000Nmag + 723000Ap, (43)
where Nmag is the number of inductors. For DSCC, Nmag = 6
is assumed while Nmag = 3 is assumed for SDBC topology.
Ap is the product of the winding window area Aw and the
cross section area Ac of the magnetic core, known as area
product.
Finally, the additional costs (power modules, cabinets,
control, etc) can be approximated by 3.5 e/kVA of the
installed switching power Psw, which is given by [33]:
Psw = NsVsvcIsvc, (44)
where Isvc is the device rated current, respectively. The
parameters employed in the losses and cost evaluation are
presented in Tab II.
TABLE II
PARAMETERS EMPLOYED IN THE LOSSES AND COST EVALUATION.
Parameter DSCC SDBC
Inductor resistance 127.1 mΩ 96.9 mΩ
Capacitor ESR 0.417 mΩ 0.417 mΩ
Total Storage Energy 622.6 kJ 311.3 kJ
Area product 2.73 10−3 m4 6.47 10−3 m4
Installed Switching Power 336.6 MVA 538.6 MVA
V. RESULTS
A. Dynamic Behavior Analysis
Fig. 4 illustrates the results for DSCC topology. All results
are presented in per unit (pu) where the base power is Sn while
the base current is În. Fig. 4 (a) presents the instantaneous
active and reactive power injected into the grid. At t = 0.2s,
the STATCOM injects 0.5 pu of negative sequence added
to 0.5 pu of positive sequence. Therefore, the instantaneous
active and reactive power present oscillatory components at
the doubled line frequency (120 Hz). The instantaneous active
power presents an average value, which represents the amount
of power responsible for supplying the converter power losses.
At t = 0.6s, the STATCOM injects 1 pu of negative sequence
current. In this case, the amplitude of the oscillations in active
and reactive power reaches 1 pu. Regarding the time response,
the system reaches the steady-state approximately 300 ms after
the reference step.
The instantaneous power references affect directly the
circulating currents, as presented in Fig. 4 (b). For case 1
the circulating currents are null, since only reactive power is
injected. For cases 2 and 3, the circulating currents at arms B
and C present a dc value. As observed, the second harmonic
component is almost fully compensated by the control strategy
employed. The time response of circulating currents is around
250 ms.
Fig. 4 (c) presents the arm currents. For case 1, the currents
are balanced and similar stresses are observed in each phase
of the converter. Nevertheless, when the converter processes
both sequences, the currents are clearly unbalanced and the
stresses in the phase components are different. For case 3,
the currents are not balanced due to the amount of absorbed
positive sequence resulting due to the converter power losses.
The average value of SM capacitor voltages is shown in
Fig. 4 (d). Due to symmetry, only upper arms are presented.
As observed, the SM voltage ripple depends on the values of
positive and negative sequences. Different ripples are observed
in each phase. Phase A is the most stressed one, since its
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current is always close to 1 pu (Fig. 4 (c)). The dashed lines
indicate the 10 % range adopted in the design methodology.
The transient value reaches 1.18 pu in the worst case. As
observed, the designed capacitance value guarantees that the
maximum ripple in steady-state, since the most stressed phase
is within the 10 % range. Regarding the time response of
the control strategy, the SM voltages reach the steady-state in
approximately 370 ms.










































Fig. 4. Dynamic behavior of DSCC topology: (a) Instantaneous active
and reactive power; (b) Circulating current; (c) Upper arm currents (d)
Upper arm average SM capacitor voltages.
The results for SDBC topology are illustrated in Fig. 5.
Similar behavior is observed in terms of instantaneous active
and reactive power, as observed in Fig. 5 (a). Regarding
the time response, the system reaches the steady-state
approximately 200 ms after the reference step.
The dynamics of circulating current is presented in Fig. 5
(b). The circulating current is directly related with negative
sequence injected into de grid, as provided by the theoretical
results. This circulating current affects the amplitude of the
cluster currents, as observed in Fig. 5 (c). For case 1,
the cluster currents are balanced and similar stresses are
observed in each phase of the converter. Nevertheless, when
the converter processes both sequences, the currents are clearly
unbalanced and therefore the stresses in the phase components
are different. For case 3 the cluster current reaches a value
above 1 pu, due to the circulating current.
The average value of the SDBC capacitor voltages is shown
in Fig. 5 (d). As observed, the SM voltage ripple depends
on the values of positive and negative sequences. During
the injection of 1 pu of positive sequence, the ripples are
very small, since the energy storage requirements at this
condition are reduced. As observed, the designed capacitance
value guarantees that the maximum ripple in steady-state
for the most stressed phase is below the 10 % range when
the converter injects 1 pu of negative sequence current into
the grid. The transient value reaches 1.19 pu in the worst
case. Regarding the time response, the SM voltages reach the
steady-state in approximately 250 ms.












































Fig. 5. Dynamic behavior of SDBC topology: (a) Instantaneous active
and reactive power; (b) Circulating current; (c) Cluster currents; (d) SM
capacitor voltages.
B. Circulating Current during unbalanced conditions
During unbalanced voltage conditions, the circulating
current plays an important role in the power exchange between
the arms/clusters of the MMC. Relations (8)-(10) and (24)
show that the circulating current value for both topologies
depends on the amplitude V̂ − and phase δ− of negative
sequence voltage. Moreover, reference [3] shows that the
SDBC topology has a singular operation point that requires
an infinity circulating current to reach the capacitor voltage
balancing. This operating point happens when the amplitudes





where Kv is the voltage unbalance factor. In order to compare
the topologies, δ+ = 0 is assumed and 1 p.u. of positive
sequence reactive power is injected into the grid. In this case,
the per unit value of the circulating current is calculated
according to Kv and δ−. The results obtained are shown in
Fig. 6. The unbalance factor is limited to 0.5. As observed,
the circulating current amplitude increases with Kv . The
SDBC topology presents higher values of circulating current
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for the same operating conditions. Therefore, depending on
the PCC voltage characteristics, the SDBC topology will be
disconnected from the grid.
Fig. 6. Effect of negative sequence voltage on the MMC circulating
current: (a) DSCC topology (phase A); (b) SDBC topology.
C. Power Losses and Cost Analysis
Considering the three operation scenarios aforementioned,
the power losses for the MMC STATCOM were evaluated. For
power semiconductors, the heatsink temperature is considered
constant and equal to 70 ◦C. The results obtained are presented
in Table III.
As observed, once a low switching frequency is employed,
the conduction losses are more significant than switching
losses. The copper losses in the magnetic devices are
considerable for both topologies while the core losses and
ohmic losses in capacitors are negligible. For case 2 the total
losses present the smaller value for both topologies. This fact
happens because the arm and cluster currents presents smaller
magnitude at this condition, as shown in Figs. 4 (c) and 5 (c).
Considering the case 1, the losses in SDBC are 28 % lower
than DSCC topology. Nevertheless, for case 2 the losses in
SDBC are 17 % higher than the losses in DSCC topology.
For case 3 the cluster currents increase considerably due to
the circulating current and the power losses in SDBC topology
are 34 % higher than DSCC topology.
Finally, the specific cost (cost per kVA of rated power) of
both topologies is presented in Table IV. Due to the higher
current requirements of SDBC during negative sequence
compensation, the cost of power electronics is approximately
60 % higher. In terms of SM capacitors, the SDBC topology
presets lower storage energy requirements and lower cost. For
the magnetic devices, the SDBC cluster inductors present a
larger current rating. However, the DSCC topology presents
the double of magnetic devices and the cost of magnetic
devices is more expressive in this topology. Regarding the total
cost, the SDBC is 50 % more expensive than DSCC.
VI. DISCUSSION
An important question may be asked: Which is better, the
DSCC or the SDBC for STATCOM application? This is not a
trivial task, since requires multidisciplinary analysis. The idea
of this work is to help the design engineer to find this answer.
As observed in the previous analysis, depending of the
value of negative sequence component, the power losses in
SDBC topology can be lower or higher than DSCC topology.
TABLE III
POWER LOSSES IN THE MMC-STATCOM FOR THE TOPOLOGIES
STUDIED.
Losses (kW) Type Case 1 Case 2 Case 3
Conduction losses ∆ 54.74 50.22 102.51
2Y 61.50 38.10 68.55
Switching losses ∆ 15.07 13.94 22.75
2Y 13.20 9.75 13.95
Core losses ∆ 0.39 0.35 1.14
2Y 0.62 0.30 0.65
Copper losses ∆ 38.33 34.72 101.16
2Y 75.12 40.63 87.02
Capacitor losses ∆ 0.06 0.06 0.26
2Y 0.21 0.10 0.17
Total ∆ 108.59 99.29 227.82
2Y 150.65 88.88 170.34
TABLE IV
SPECIFIC COST OF THE STUDIED TOPOLOGIES.
Costs DSCC SDBC
Power Electronics 78.54 e/kVA 125.66 e/kVA
Capacitors 6.22 e/kVA 3.11 e/kVA
Magnetics 1.73 e/kVA 1.11 e/kVA
Total 86.49 e/kVA 129.88 e/kVA
Therefore, the mission profile of the application has an
important role in the overall efficiency and must be evaluated.
For example, if only positive sequence is considered, the
energy losses in SDBC will be lower and the operational cost
of the converter (in terms of energy losses) will be lower.
Depending of the energy tariff value, the initial extra cost of
SDBC topology can be paid by the smaller value of power
losses.
The real cost of the converter will be also influenced
by engineering costs, market conditions and exchange rates.
Therefore, the cost metric is doubly challenging and few
technical papers in literature includes this figure of merit.
The values employed in this work are approximations
implemented by references [32], [33], which compare the
costs of dual-active bridge, three-phase modular multilevel
converters and NPC converters. This analysis is in some
degree limited and will not result in the exact cost of the
converter. Nevertheless, this approach can be used as an initial
comparison and also can be useful in the decision making
procedure.
Finally, the grid conditions are an important issue. As
observed, when unbalanced voltage conditions are considered,
SDBC presents high values of circulating current and it can
be disconnected from the grid if high values of unbalance
factor are taken into account. Therefore, when weak grids are
considered, DSCC topology presents advantages which can
justify its application.
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VII. CONCLUSION
This paper discussed two promise topologies of modular
multilevel converters for STATCOM applications. The design
methodology is focused in applications where positive and
negative sequence reactive power compensation are necessary,
as in grid voltage regulation and renewable energy systems.
The comparison presented are supported by analytical results.
The dynamic behavior, power losses and costs of both
topologies were estimated based on a 15 MVA case study.
As observed, the SDBC topology presents smaller
energy storage requirements than the DSCC topology.
Additionally, smaller power losses were observed during
positive sequence compensation. Nevertheless, when negative
sequence components are compensated, the current rating and
losses of SDBC topology increases considerably and DSCC
topology presented a superior performance. Finally, SDBC
topology is more susceptible to unbalanced voltage conditions
and it is not recommended in such conditions.
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